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ABSTRACT This study presents a novel multilevel inverter structure that can operate in both switched 
capacitor and asymmetric DC source modes. In the first mode, it can produce seven-level output voltage 
employing two switched capacitors and one single DC supply. The five-level output voltage is produced 
while operating the second mode. The voltage ratio between the input and output voltage for the capacitor 
mode is 1:3 (triple voltage gain). During the first mode, the capacitor of the inverter is self -balanced whereas 
the inverter can produce higher voltage output in the DC source mode. The proposed inverter reduces the 
total standing voltage in both modes of operations as it can generate the output voltage without requiring any 
additional H-bridge circuit. The feasibility and predominate features of the proposed inverter have been 
established by comparing with existing topologies in terms of power components count. Results obtained 
from this study are validated using simulation employing sinusoidal pulse width modulation (SPWM). A 
hardware prototype has also been developed for further validation. 
INDEX TERMS Asymmetric inverter, boost inverter, Multilevel inverter, power electronics, switched 
capacitor,  SPWM.
I. INTRODUCTION 
ULTILEVEL inverters (MLIs) have emerged as a 
perfect solution in the field of low and medium 
power applications by providing better power quality 
for DC to AC power conversion. Besides, multilevel inverters 
possess other exceptional characteristics such as reducing 
total harmonic distortion, utilizing less number of power 
equipment, decreasing common-mode voltage, etc. [1]. 
Another significant feature of MLIs is that it can generate a 
higher output voltage without imposing high voltage stress on 
semiconductor switches. Therefore, the MLIs are highly 
reliable for various applications in the field of power 
engineering such as energy balancing circuits [2], static 
synchronous compensator (STATCOM) [3], electric 
vehicles, high voltage DC systems (HVDC) [4] and so on. In 
terms of renewable energy applications, MLIs are used 
expressively to solve power balancing issues [5,6]. Since the 
integrated systems of renewable energy have comparatively 
lower efficiencies compared to conventional power systems, 
they require high voltage gains. The switched capacitor based 
MLIs satisfy this requirement because they can boost the 
voltage to a higher magnitude. It is worth mentioning that the 
switched capacitors can generate higher output voltage 
regardless of the supply voltage. Various switched capacitor 
based MLIs with voltage boost abilities are discussed in [7-
10]. One of the topologies proposed switched capacitor units 
by sustaining a series/parallel connection with the DC-DC 
converter [8]. This DC-DC converter works as an inverter 
with an aid of an additional H-bridge device. It employs 
switching devices that require voltage ratings equal to the 
maximum voltage of the entire device and makes the MLI 
unsuitable for high voltage applications. Switched capacitor 
units based MLI also proposed [9]. Although this topology 
employs less number of power equipment where it requires 
M 
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an additional H-bridge circuit to generate the output voltage 
and thus leads to the higher total standing voltage of switches 
similar to the previous topology [8]. To resolve these issues, 
several MLI structures have been proposed [11-16]. For 
instance, one of the topologies has used four switched 
capacitors to produce nine-level voltage output [13]. 
However, two of these capacitors require voltage ratings 
which are twice of the input rating voltage and increases the 
overall cost of the system significantly. Three different 
topologies are also developed to generate seven-level output 
with a voltage gain factor of three [15-17]. However, the 
common drawback of these topologies is that they require a 
high number of switching devices which increases the system 
cost, complexity and total standing voltage (TSV) of MLIs.  
Although, switched capacitor based MLIs have lower 
TSV, they need higher power component counts to execute 
the capacitor voltage balancing operation and generate high 
voltage levels. To tackle this issue, asymmetric DC sources 
of unequal magnitudes topologies are considered which is 
decreases the number of switching devices [18-22]. 
Compared to the switched capacitor based MLIs, 
asymmetrical MLIs can generate higher voltage levels and it 
can be applied in medium and high voltage systems. In these 
MLI configurations, semiconductor devices are usually 
connected with different magnitude of DC sources. The 
switches that relate to the high magnitude of DC sources, 
generally experience high TSV. As a result, switches with 
high voltage ratings are required to be utilized which are very 
costly. Since these designs consist of the different magnitude 
of DC sources, they are not implemented in distributed power 
systems where the DC sources are required to symmetrical.  
Considering all the pros and cons of the switched capacitor 
and asymmetrical based MLIs, this paper presents a novel 
configuration of MLI that can operate either by employing 
capacitors or only DC sources depending on the application 
requirement. The proposed topology does not require any 
extra H-bridge circuit to produce negative voltage levels 
which led to a significant reduction in TSV. Also, it does not 
require any complex control strategy or extra circuits to deal 
with voltage balancing, voltage ripples and high-power 
losses. It can be extended to produce higher voltage levels 
with two types of arrangements depending on the application 
requirements such as: (1) modularity and smart switching 
arrangements enables to produce different voltage levels 
utilizing more than one switching path. This provides higher 
flexibility and reliability in case of any malfunction in the 
power electric components; (2) it can function utilizing both 
symmetrical and asymmetrical DC sources. The module 
configuration of the proposed inverter including operating 
principle, mathematical explanations and module extension 
are discussed. A comparative study is carried out and their 
results are presented. The results are obtained from 
simulation and experiments are also presented and discussed. 
II. PROPOSED DIAMOND SHAPED MULTILEVEL 
INVERTER 
A. TOPOLOGY CONFIGURATION 
The proposed diamond-shaped inverter has been illustrated in 
Fig. 1. It consists of ten unidirectional integrated bipolar 






















FIGURE 1. Schematic diagram of the proposed diamond-shaped 
multilevel inverter. 
 
S11 and one bidirectional IGBT i.e., S4. During the switched 
capacitor mode (1st mode), it employs two switched capacitor 
(i.e., VC1 and VC2) and one DC supply (V1). It employs three 
DC sources (V1, V2 and V3) of unequal magnitudes in the DC 
source mode (2nd mode). In the 1st  mode of operation, the 
switching arrangements of the MLI allow the capacitors to 
connect in parallel with the DC source while charging and in 
series with the DC source while they discharge. The proposed 
MLI can generate 7-level output voltage such as ±3VDC, 
±2VDC, ±VDC and 0 and 15-level output such as ±7VDC, 
±6VDC, ±5VDC, ±4VDC, ±3VDC, ±2VDC, ±VDC and 0 for 1st and 
2nd modes, respectively. The switching arrangement of the 
proposed MLI is selected in a way that the short-circuiting of 
the sources and capacitors can be avoided. 
B. SWITCHING OPERATION OF 1ST MODE 
The switching operation of the proposed MLI has been 
described for the positive half cycle. The operations are: 
1) Zero voltage level (VAB = 0): The voltage level is 
generated by turning ‘on’ S2, S5, S9 and S11 switches. Also, S4, 
S6 and S8 switches are turned ‘on’ to charge the capacitor VC2 
in parallel with the DC supply VDC. This switching 
arrangement will result in VAB = 0 and VC2 = +VDC. Capacitor 
VC1 is completely separated from the DC supply by keeping 
S3 and S7 switches ‘off’.  
2) First positive voltage level (VAB = +VDC): This voltage 
level is generated by turning on S2, S5, S9 and S10 switches. 
Like the earlier case, S4, S6 and S8 are also remained at ‘on’ 
state to maintain the capacitor VC2 at charged state. In this 
case, the DC source is connected in series with the load VAB 
and the output state will become VAB = +VDC. The state of 
capacitor VC1 will remain unchanged.  
3) Second positive voltage level (VAB = +2VDC): In this 
level, switches S2, S4, S7, S9 and S10 are utilized to connect the 
charged capacitor VC2 in series with the DC supply VDC and 
used its stored energy. As a result, a voltage magnitude of 
+2VDC will appear across the load VAB. Switches S3 and S6 are 
switched ‘on’ to connect and charge the capacitor VC1 in 
parallel with the DC source. 
4) Third positive voltage level (VAB = +3VDC): The 
proposed MLI produces the maximum voltage in this state by 
utilizing S2, S3, S6, S7, S9 and S10 switches along with the 
energies stored in both capacitors. Result in an output voltage 
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of VAB = +3VDC. After the completion of the positive cycle, 
the negative cycle will occur. In that instance, the charging 
and discharging state of the capacitors will be reversed. The 
charging and discharging times for both the capacitors are 
identical during the complete cycle of operation. It confirms 
that both capacitor voltages are balanced. For 1st mode, the 
switching sequence and operation of the diamond shaped 
MLI is demonstrated in Table I and Fig. 2, respectively.  
The voltage stress of each switch is determined by 
observing the current paths as shown in Fig. 2. Since S4, S6, 
S7, S8, S9, S10, and S11 switches have the capability of blocking 
voltages and their magnitude like the DC supply voltage. 
While they are turned off, they all have voltage stress of VDC. 
On the other hand, switches S1, S2, S3, and S5 have the 
capability of blocking voltages with a magnitude which is 
twice of the DC voltage supply. Thus, these four switches 
have voltage stress of 2VDC. Therefore, the TSV of the 
diamond shaped MLI is 16VDC. Fig. 3 illustrated the voltage 
stress under different switches. 
TABLE I 
SWITCHING STATES OF 1ST MODE OPERATION 
Switching sequences Capacitor Supply Output 
S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 VC1 VC2 V1 VAB 
0 1 0 1 1 1 0 1 1 0 1 - +VDC 0 0 
0 1 0 1 1 1 0 1 1 1 0 - +VDC +VDC +VDC 
0 1 1 1 0 0 1 1 1 1 0 +VDC 0 +VDC +2VDC 
0 1 1 0 0 1 1 0 1 1 0 0 0 +VDC +3VDC 
1 0 1 1 0 0 1 1 1 1 0 +VDC - 0 0 
1 0 1 1 0 0 1 1 1 0 1 +VDC - -VDC -VDC 
1 0 0 1 1 1 0 1 1 0 1 0 +VDC -VDC -2VDC 























VAB = +VDC  























VAB = +3VDC  
                          (c)       (d) 
FIGURE. 2. Switching operations and current paths of diamond shaped 
MLI for the positive cycle in 1st mode operation: (a) zero voltage, (b) 1st 
voltage level, (c) 2nd voltage level, (d) 3rd voltage level. 
 
FIGURE. 3. Voltage stress under different switches for 1st mode 
operation. 
C. SWITCHING OPERATION OF 2ND MODE 
In this operation, the diamond shaped MLI is constructed with 
3DC sources of unequal magnitudes. The ratio between the 
top 2 DC sources (V2, V3) and the bottom DC source (V1) is 
3:1. It is worth noting that the ratio is chosen in a way that the 
maximum output can be obtained. Also, the scale of the top 
DC sources is kept fixed at 3VDC to ensure a balanced 
operation in both the negative and positive half cycle is 
maintained. The switching states of the diamond shaped 
inverter are presented in Table II along with the operation of 
the DC sources and the associated voltage steps for one full 
cycle. 
The voltage stress of each switch can be determined similar 
to the 1st mode. Here, S6, S7, S8, S9, S10, and S11 switches have 
the capability of blocking voltages having magnitude similar 
to the voltage source V1 while they are turned off. Therefore, 
they all have a voltage stress of VDC. On the other hand, 
switches S1, S2, S3, and S5 have the capability of blocking 
voltages with a magnitude which is twice of the top DC 
sources (V1 and V2). Thus, these four switches have voltage 
stress of 6VDC. Finally, the bidirectional switch S4 can block 
the 3VDC voltage. Therefore, the TSV of the diamond shaped 
MLI is 33VDC. The voltage stress of each switch is shown in 
Fig. 4. 
D. MODULARITY 
The modularity of this diamond-shaped module is to generate 
higher voltage levels which is a noteworthy feature. The new 
TABLE II 
SWITCHING STATES OF 2ND  MODE OPERATION 
Switching sequences DC Sources Output 
S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 V1 V2 V3 VAB 
0 1 1 0 0 1 1 0 1 1 0 +VDC +3VDC +3VDC +7VDC 
0 1 1 0 0 0 0 1 0 1 0 0 +3VDC +3VDC +6VDC 
0 1 1 0 0 0 0 1 0 0 1 -VDC +3VDC +3VDC +5VDC 
0 1 0 1 0 0 1 0 1 1 0 +VDC 0 +3VDC +4VDC 
0 1 0 1 0 0 1 0 1 0 1 0 0 +3VDC +3VDC 
0 1 0 1 0 1 0 1 0 0 1 -VDC 0 +3VDC +2VDC 
0 1 0 0 1 0 0 0 1 1 0 +VDC 0 0 +VDC 
0 1 0 0 1 0 0 0 1 0 1 0 0 0 0 
1 0 1 0 0 0 0 1 0 0 1 -VDC 0 0 -VDC 
1 0 0 1 0 0 1 0 1 1 0 +VDC -3VDC 0 -2VDC 
1 0 0 1 0 0 1 0 1 0 1 0 -3VDC 0 -3VDC 
1 0 0 1 0 1 0 1 0 0 1 -VDC -3VDC 0 -4VDC 
1 0 0 0 1 0 0 0 1 1 0 +VDC -3VDC -3VDC -5VDC 
1 0 0 0 1 0 0 0 1 0 1 0 -3VDC -3VDC -6VDC 
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FIGURE. 4. Voltage stress under different switches for 2nd mode 
operation. 
 
MLI can be extended by connecting another unit (i.e., nth) by 
utilizing a traditional cascaded assembly as shown in Fig. 5. 
The modularity of cascaded units is ensured by assuming that 
each module has the same number of power electric 
components. Thus, the proposed topology generates a high 
level of output voltage for both operation modes. The 
equations are used in this proposed diamond shaped MLI can 
be demonstrated in terms of voltage steps (NL) generated by 
the MLI as follows. 
1st mode operation 








Number of switches, NS = 2(NL - 1) (3) 








Variety of sources, Nvariety = 1 (6) 




2nd mode operation 
















Variety of sources,  Nvariety = 2 (12) 

























FIGURE. 5. The modularity of the proposed diamond shaped MLI. 
E. VERSATILITY  
     The cascaded extension of the diamond shaped MLI can 
be established by choosing two different arrangements of the 
units. These two arrangements explain the versatility of the 
proposed MLI. They are as follows. 
1) 1st arrangement: The cascaded connection is 
established using n units of diamond shaped MLIs that are all 
operating at 1st mode operation. The equations regarding this 
arrangement are as follows. 
Unit 1: 
VC11 = VC12 = V11 = VDC (14) 
Unit 2: 
VC21 = VC22 = V21 = 3VDC (15) 
From this arrangement, the total number n units of 
diamond shaped MLI can be determined as follows. 
 
 NL = 9n - 2, for odd n
 NL = 12n + 1, for even n
} (16) 
Nvariety = 2 (17) 
2) 2nd arrangement: This arrangement is developed by 
combining n units of diamond shaped MLIs that are operating 
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same as the 1st arrangement. The equations regarding this 
arrangement are as follows. 
 
Unit 1: 
VC11  = VC12 = V11 = VDC (18) 
Unit 2: 
V22 = VC23 = 3VDC (19) 
V21 = VDC (20) 
From this arrangement, the total number of n units of 
diamond shaped MLI can be determined as follows; 
 NL = 10n - 3, for odd n
 NL = 10n + 1, for even n
} (21) 
Nvariety = 2 (22) 
 
The above arrangements demonstrate the high versatility 
and flexibility in the power system applications of the 
proposed MLI. For instance, the 1st arrangement can be 
utilized in renewable energy integrated systems [23], motor 
drive control [24], electric vehicles [24], transformer less 
grid systems [25], multilevel transceivers [26] and UPS 
systems [27]. However, the switched capacitor units have 
high voltage boosting ability. On the contrary, the 2nd 
arrangement can be applied where more than two capacitors 
can be avoided, for instance, in shunt active power filters 
(SAPF) [28], series filters (SEF) [29], static synchronous 
compensator (STATCOM) [3] and unified power quality 
conditioners (UPQC) [30]. 
F. POWER LOSS AND EFFICIENCY CALCULATION 
The power loss and efficiency of the proposed MLI topology 
are determined by utilizing PLECS software. The power loss 
analysis is conducted in a steady-state condition with an 
ambient temperature of 25°C across all the heat sinks. It is 
ensuring that the heat is uniformly distributed across all the 
heat sinks. The thermal profiles of the IGBTs and the diodes 
are shown in Fig. 6. Here, Eon_IGBT, Eoff_IGBT and Eoff_Diode 
represents the turn ‘on’ energy losses of IGBTs, turn ‘off’ 
energy losses of IGBTs and turn ‘off’ energy losses of the 
diodes respectively. vdrop_IGBT and vdrop_Diode represent the 
forward voltage drops of the IGBTs and diodes while ion_IGBT 
and ion_Diode symbolize the current through the IGBTs and 
diodes respectively when they are operating. von_IGBT and 
von_Diode represent the ‘on’ state voltage of the IGBTs and 
diodes consecutively while they are conducting. The power 
loss characteristics of the IGBT switches and diodes are 
shown under two temperatures i.e., 25ᵒC and 175ᵒC in Fig. 
6. The power loss for 1st and 2nd modes are determined at 
operating powers 900 W and 1.2 KW, respectively. The 




(a) (b) (c) 
  
                                                       (d) (e) 
FIGURE. 6. Thermal profile of: (a) IGBT turn-on losses, (b) IGBT turn-off losses, (c) diode turn-off losses, (d) IGBT conduction losses and (e) diode 
conduction losses.
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1) Power Loss in 1st Mode: The efficiency is determined 
by considering switching and conduction losses from IGBTs 
and diodes along with power losses from the switched 
capacitors. The power losses of the capacitors are calculated 
as follows: 
PC = PD+ PR (23) 
PD = (0.1uDC)
2 × π × f × C ×  tan δ0 (24) 
PR = I
2RS (25) 
where PD and PR are the dielectric and resistive losses, 
respectively and associated with the capacitors. Furthermore, 
uDC is the maximum DC voltage applied to the capacitors, f 
is the fundamental frequency, C is the capacitance and tanδ0 
is the dissipation factor which is 0.15. The power loss 
associated with the capacitors is obtained 12.723W by 
solving equations (23) and (24). The total IGBT switching 
and conduction, diode switching and diode conduction losses 
are found 0.197 W, 9.374 W, 0.012 W and 0.889 W, 
respectively under the steady-state analysis. The efficiency 
of the MLI is 94.8% with a total power loss of 23.195 W.  
2) Power Loss in 2nd Mode: Since this mode does not 
require any switched capacitor units, the total power losses 
are calculated considering the switching and conduction 
losses of IGBTs and diodes. The total IGBT switching and 
conduction, diode switching and diode conduction losses are 
0.959 W, 8.588 W, 0.009 W and 2.226 W, respectively under 
the steady-state analysis. The efficiency is calculated 97.7% 
with a total power loss of 11.782 W. Figure. 7 depicts the 
change of efficiency of the proposed MLI at different 
operating powers. It can be observed that the inverter has 
obtained its maximum efficiency of 95.3% and 98.04% for 1st 
and 2nd modes respectively while operating at 1.5 KW as 
shown in Fig. 7. 
It can be observed that the steady-state losses for an MLI 
are almost same for all output power levels, so the efficiency 
at lower outputs (<10-15% of output power) is affected more. 
For higher operating power (>3.5 KW), this can be reversed 
as the MLI will be required IGBT devices with higher voltage 
ratings which will incur increased power losses.  
 
FIGURE. 7. The efficiency of the diamond shaped MLI under different 
operating power. 
G. CAPACITOR VOLTAGE RIPPLE ANALYSIS OF 1ST 
MODE 
The total DC-link voltage to be constant to produce a high-
quality AC output. Therefore, the voltage ripples created by 
switched capacitor units need to be small (i.e., <5%). The 
voltage ripples of both capacitors (C1 and C2) can be 








which can be further estimated by using fundamental output 








where ω is the fundamental angular frequency of the AC 
output voltage, φ is the angular displacement between 
voltage and current, θoff is the end angle of voltage ripple 
while θon is the starting angle of voltage ripple and C is the 
capacitance of the capacitors. The ripple angles can be 




Q × m (NC + 1)
] (28) 
θoff = π - θon (29) 
where Q is the quality factor and m is the modulation index. 
NVR is the specific voltage level for which the capacitor 
voltage ripple is calculated. Using equations (26) to (29), the 
capacitor voltage ripples for both capacitors are found 3.18 
V. This indicates that the capacitor voltages have low ripples 
and can be utilized in the proposed MLI. 
III. COMPARATIVE ANALYSIS 
The predominance features of the proposed MLI are 
validated by comparing with recently developed MLI 
topologies. The comparisons are carried out in terms of the 
number of IGBT devices (NS), diodes (ND), gate drive 
circuits (NGDC), capacitors (NC), DC sources (NDC), total 
standing voltage (NTSV), total power components (NT) and the 
requirement of additional H-bridge circuit.  
A.  COMPARISON OF 1ST MODE 
The MLI topologies which have been utilized the switched 
capacitor units are only compared [8-16]. The detailed 
comparison in terms of power electric components is given 
in Table III. Fig. 8(a) shows the comparison in terms of the 
total component. It can be stated that the proposed inverter 
requires a smaller number of active switches and gate driver 
circuits compared to other MLIs except for the topology 
proposed in [8]. Although this topology required a smaller 
number of IGBTs, it has a higher amount of TSV compared 
to other MLIs [13-16] due to an additional H-bridge circuit 
that has been utilized by the MLI to produce negative levels. 
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require a backend H-bridge circuit and they are 
comparatively higher TSV than the MLIs that do not require. 
It possesses a significant disadvantage for these MLIs as the 
higher TSV can decrease their efficiency and question the 
reliability of their performances in industrial uses. 
Furthermore, two topologies proposed in [13,14] provide 
slightly lower TSV compared to the diamond shaped MLI. 
However, both MLIs require a higher number of 
semiconductor devices and gate driver circuits which can 
increase the manufacturing cost of the MLIs.  
The topology which is similar to the diamond shaped MLI 
in terms of power electric components is proposed in [10]. It 
even requires a smaller number of diodes compared to 
diamond shaped MLI. Nevertheless, this MLI has also 
significant disadvantages such as; it requires 3 flying 
capacitors which can cause capacitor voltage balancing 
issues and it also requires a superfluous H-bridge circuit 
which has contributed to its higher TSV.  
B. COMPARISON OF 2ND MODE 
In this case, the number of capacitors is replaced by the 
number of DC sources. The comparative results are 
presented in Table IV and Fig. 8(b). It can be observed that 
the proposed MLI requires a smaller number of switches 
compared to other MLIs except for the MLIs proposed in [18 
-19]. However, both MLIs require a higher number of diodes 
that ultimately increase the total equipment counts as shown 
in Table IV. Furthermore, they have higher TSV compared 
to the proposed module which can be problematic in case of 
higher power applications. Comparing the TSV parameters 
it can be noticed that the conventional MLIs along with the 
MLI proposed in [21] has lower TSV than the proposed MLI 
operating at 2nd mode. However, these MLIs have their 
shortcomings. For instance, the NPC and FC inverters have 
voltage balancing issues that result in higher complexities if 
the high voltage level is required. Multicell CHB inverters 
also consist of voltage balancing issues especially in 
distributed solar PV systems as reported by [31]. In the case 
of [21], it requires a higher number of power electric 
components which further added complexity in terms of 
closed-loop control and PWM techniques. Recently 
developed MLIs [11, 12, 33, 34, 35] utilized a low number 
of power electric components compared to the proposed 
topology. However, none of these MLIs could operate in 
dual mode since they require additional voltage balancing 
circuits to operate in switched capacitor mode.  
Finally, it can be summarized that the most advantageous 
features of the switched capacitor based MLIs are (1) lower 
TSV compared to the asymmetric DC source-based 
topologies, (2) malfunction of switching devices can be 
easily fixed because the switches have similar voltage 
ratings, (3) cost-efficient to build and no voltage regulation 
is required since they generally operate utilizing a single DC 
source. On the contrary, the asymmetric MLIs have benefits 
such as it can produce a higher number of voltage levels 
utilizing a low number of components. The controls of these 
MLIs are very simple as they do not require voltage 
balancing also highly efficient as do not produce capacitor 
losses. It can also produce high-quality voltage output since 
there are no capacitor-based voltage ripples which will 
eventually enable them to reduce the total harmonic 
distortions (THD) significantly. It can be concluded that both 
modes of operations have their fair share of advantages and 
disadvantages.  
C. COMPARISON BETWEEN 1ST MODE AND 2ND 
MODE IN TERMS OF RENEWABLE ENERGY 
APPLICATIONS 
In renewable energy applications, the 1st mode of operation 
is more superior and suitable than the 2nd mode. This 
statement can be validated by taking two applications into 
consideration which are: a distributed maximum power point 
tracker (MPPT) integrated MLI system [31] and a fuel cell 
integrated MLI system [32]. In the distributed system, the 
implemented MLI should resolve the power balancing issues 
such as voltage balance/phase and voltage balance/cell. In 
this application, the 2nd mode can create problems since it 
comprises of DC sources of two different magnitudes. The 
MPPTs connected with these DC sources require to have 
individual control scheme so that it can maintain the voltage. 
In addition, the high magnitude DC sources (V2, V3) of the 
2nd mode of diamond MLI needs to have voltage which is 
exactly 3 times of the voltage of the low magnitude DC 
source (V1) to maintain the 3:1 ratio otherwise, the entire 
MLI system would fail. Since it is a well-known fact that PV 
systems are highly intermittent and cause serious voltage 
fluctuations. Hence, there is a high chance that the 2nd mode 
will not be suitable for this application. Whereas the 1st mode 
can easily be implemented for the distributed system because 
it only comprises of a single DC source which is utilized 
conventional CHB MLI. The 1st mode improves the structure 
of the distributed system proposed in [31]. Since, it can 
generate the same number of voltage levels by utilizing only 
a single cell of MLI which is opposed to 3 CHB cells of the 
proposed system. Therefore, per cell voltage imbalance can 
be avoided without implementing any separate control 
scheme. 
The fuel cell integrated system utilized 2 CHB MLIs and 
dual control mechanism to control two grid systems 
integrated with a single fuel cell. The implementation of 2nd 
mode configuration would be difficult since higher 
magnitude DC sources required a separate filter and 
transformer which can increase the overall cost of the system 
significantly. Furthermore, as the system has implemented 
two symmetrical CHB MLIs, it will be easier to implement 
the dual control mechanism with a similar set of control 
parameters. However, CHB MLIs have issues such as high 
TSV, low efficiency and high component count. In this 
regard, the 1st mode of diamond MLI has the potential to 
replace CHB MLI by introducing beneficial features such as 
higher voltage levels, higher efficiency, lower THD, lower 
switching stress and overall performance enhancement. 
D. COMPARISON WITH SIMILAR MLI STRUCTURES 
In literature, various MLI configurations are available which 
is similar to the proposed configuration. Hence, it is highly
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TABLE III 
COMPARATIVE ANALYSIS BETWEEN MLIS (1ST MODE) 
MLIS NS ND NG NC NTSV NT Negative Levels 
FC 2(NL − 1) 2(NL − 1) 2(NL − 1) NL − 1 2(NL − 1) 7(NL − 1) Inherent 
[8] 5(NL − 1)/3 5(NL − 1)/3 5(NL − 1)/3 (NL − 1)/3 10(NL − 1)/3 16(NL − 1)/3 H-bridge 
[9] 7(NL − 1)/3 7(NL − 1)/3 2(NL − 1) (NL − 1)/3 4(NL – 1) 7(NL − 1) H-bridge 
[10] 13(NL − 1)/6 5(NL − 1)/3 13(NL − 1)/6 5(NL − 1)/6 3(NL – 1) 23(NL − 1)/3 H-bridge 
[13] 7(NL − 1)/3 7(NL − 1)/3 7(NL − 1)/3 (NL − 1)/3 7(NL − 1)/3 22(NL − 1)/3 Inherent 
[14] 7(NL − 1)/3 7(NL − 1)/3 7(NL − 1)/3 (NL − 1)/3 7(NL − 1)/3 22(NL − 1)/3 Inherent 
[15] 7(NL − 1)/3 7(NL − 1)/3 2(NL - 1) (NL − 1)/3 10(NL − 1)/3 7(NL − 1) Inherent 
[16] 8(NL − 1)/3 8(NL − 1)/3 7(NL − 1)/3 (NL − 1)/3 8(NL − 1)/3 8(NL − 1) Inherent 
Diamond MLI  
(1st Mode) 
2(NL − 1) 2(NL − 1) 2(NL − 1) (NL − 1)/3 8(NL − 1)/3 19(NL − 1)/3 Inherent 
TABLE IV 
COMPARATIVE ANALYSIS BETWEEN MLIS (2ND MODE) 
MLIS NS ND NG NDC NTSV NT Negative Levels 
NPC 2(NL − 1) 2(NL − 1) 2(NL − 1) NL − 1 2(NL − 1) 7(NL − 1) Inherent 
FC 2(NL − 1) 2(NL − 1) 2(NL − 1) NL − 1 2(NL − 1) 7(NL − 1) Inherent 
CHB 2(NL − 1) 2(NL − 1) 2(NL − 1) (NL – 1)/2 2(NL − 1) 13(NL – 1)/2 H-bridge 
[18] (NL + 5)/2  2(NL – 1) (NL + 5)/2 (NL + 5)/2 (9NL − 39)/2 (7NL + 11)/2 Inherent 
[19] (NL + 7)/2 2(NL − 4) (NL + 7)/2 (NL – 1)/2 5(NL − 1)/2 (7NL − 3)/2 Inherent 
[20] NL + 1 NL + 1 NL + 1 (NL – 1)/2 35(NL − 1)/7 7(NL − 1)/2 Inherent 
[21] NL + 1 NL + 1 NL + 1 (NL – 1)/2 2(NL − 1) 7(NL − 1)/2 H-bridge 
[22] 2NL 2NL 2NL 7(NL − 9)/2 3(NL − 1) (19NL – 9)/2 H-bridge 
Diamond MLI  
(2nd  Mode) 




FIGURE. 8. Comparison between MLIs in terms of total power components: (a) 1st mode, (b) 2nd mode. 
important to compare those MLI topologies with the 
proposed configuration in order to further justify the main 
objective of this manuscript. The MLI proposed in [33] 
utilized 12 switches to produce 19-level output voltage. 
However, it consists of an H-bridge circuit which has 
contributed to higher voltage stress. It also comprises of two 
transformers to maintain 1:2 voltage ratio between the upper 
H-bridge circuit and the lower circuit. Therefore, the overall 
cost of this topology is higher compared to the proposed 
diamond shaped MLI. Furthermore, this MLI would not be 
suitable either for the distributed MPPT system or the fuel 
cell integrated grid system since the transformers utilized in 
this topology require individual voltage balancing 
mechanisms. Another MLI topology proposed in [34] also 
consists of 12 switches and it can generate 13-level output 
voltage. Since this MLI is build following symmetrical 
configuration like the proposed MLI, it can be applied in 
both distributed MPPT system and the fuel cell integrated 
MLI system. However, it contains a backend H-bridge 
circuit and 6 switched capacitors. The backend H-bridge 
circuit would significantly increase the total voltage stress of 
the topology whereas the extra capacitors would contribute 
to high capacitor losses in the system and may heavily 
decrease the overall efficiency of the MLI. A topology 
named square T-type MLI (ASTMLI) proposed in [35] has 
utilized 12 switches to produce 17-level output voltage. Even 
though it is capable of producing an impressive number of 
voltage levels, it comprises of asymmetrical DC sources 
which limit its application in renewable energy systems as 
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IV. SIMULATION RESULTS AND DISCUSSION 
The function and performance of the proposed diamond 
shaped MLI are validated by simulation. The model is 
operated at an output power of 900 W while operating at 1st 
mode of operation whereas it is operated at 1.2 KW during 
the 2nd mode of operation. Table V illustrated the simulation 
parameters and hardware specifications of the diamond 
shaped MLI. The gate pulses of the proposed module are 
generated using a level shifted SPWM technique [35]. The 
method utilized in this study follows a carrier wave 
arrangement where all the carrier waves above the zero 
reference are in phase but opposite with those below zero 
references. Since this module can synthesize NL = 7 and NL 
= 15 voltage levels respectively for 1st and 2nd modes of 
operation, it will require 6 and 14 carrier waves and each of 
having a frequency of fcr and an amplitude of Acr. The 












Here, mf  is the frequency modulation index, m represents the 
amplitude modulation index and Am is the amplitude of the 
modulating signal (VAB_ref). The control diagram of SPWM 
technique along with the generation of a carrier wave is 
shown in Fig. 9. To execute this technique, the carrier signals 
above the zero reference and the carriers below the zero 
reference are identified initially. At all moment, every single 
carrier wave is contrasted with the reference signal. In case 
of positive carriers, if the carrier waves are less than the 
reference signal then the comparison will give ‘1’ as output 
and ‘0’ otherwise. On the contrary, for the negative carriers, 
if the they are greater than the reference wave then the 
comparison will generate ‘-1’ as output and ‘0’ otherwise. 
The pulses acquired from these evaluations are then 
mathematically summed to obtain the switching states. 
Finally, gate pulses are derived by comparing these 
switching states with the switching sequences of the 
proposed MLI shown in Table I and Table II.  These gate  
TABLE V 
SIMULATION PARAMETERS AND HARDWARE SPECIFICATIONS OF THE 
DIAMOND SHAPED MLI 
Parameters Symbol Value/Model 
 1st mode 2nd mode 1st mode 2nd mode 
DC source voltage V1 V1, V2 – V3 100 V 50 V, 150 V 
AC output voltage VAB 300 V 350 V 
AC output current IAB 3 A 3.5 A 
Resistive-inductive load AB 100Ω-0.01H/253Ω-0.53H 
Fundamental frequency f 50 Hz 
Switching frequency fsw| fcr 2.5 kHz/5 kHz 
Semiconductor devices S1 – S11 
IGB30H60H3 
(30 A and 600 V) 
Capacitors C1 and C2 ESMQ201VSN272MA50S 
(2700 μF and 200 V) 
Gate driver optocoupler - HCPL3120 
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FIGURE. 9. The control diagram of SPWM and carrier wave generation. 
pulses are further applied in the switches of the inverter to 
generate the simulation outputs.  
Fig. 9(a) and Fig. 10(a) illustrate the output voltages of the 
novel diamond shaped MLI operating at 1st and 2nd modes,  
respectively. On the other hand, the harmonic spectrums are 
shown in Figure. 10(b) and Figure. 11(b). It can be noticed 
that the proposed MLI has produced higher total harmonic 
distortions (THD) while operating at 1st mode compared to 
the 2nd mode. Two main reasons can be identified behind 
these shortcomings. They are (1) low level of output voltage 
and (2) capacitor voltage ripples. Besides, the output voltage 
quality is also better for the 2nd mode compared to 1st mode. 
The issue of higher THD can be eliminated either by 
applying another modulation technique named selective 
harmonic elimination (SHE) or increasing the number of 
voltage levels by following one of the arrangements as 
described in section II. However, it should be noted that 
eliminating THD is not an objective of this manuscript. 
The proposed inverter's performance has been verified in this 
section by integrating it with a PV system using MATLAB 
Simulink. It has also justified the MLI's application that was 
highlighted in section 3. 
V. PV INTEGRATION AND PERFORMANCE ANALYSIS 
The diamond shaped MLI is integrated with a 100 KW PV 
system to analyze its performance in high power system 
using MATLAB Simulink. The PV cell's maximum power is 
regulated by using perturb and observe (P & O) based MPPT. 
Furthermore, a close loop controlled conventional boost 
converter is added to regulate and boosting the PV voltage. 
The capacitance and the inductance of the boost converter is 
calculated using the information provided in [6]. The 
parameters involving the PV system as well as the boost 
converter are demonstrated in Table VI. The complete 
architecture of the system is illustrated in Fig 12.  
The performance of the diamond shaped MLI (1st mode) 
is observed under varying irradiance of the solar cell from 
1000 w/m2 to 700 w/m2 at 0.3 sec. The results of the PV 
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         (a)         (b) 
FIGURE. 10. Simulation results of diamond-shaped MLI at 1st mode: (a) 7-level output voltage, (b) harmonic spectrum. 
 
  
       (a)             (b) 
FIGURE. 11. Simulation results of diamond-shaped MLI at 2nd mode: (a) 15-level output voltage, (b) harmonic spectrum. 
TABLE VI 
PV SYSTEM PARAMETERS 
Parameters Value 
Parallel strings 47 
Series connected modules 5 
Open circuit voltage 360 V 
PV voltage 300 V 
PV current 335 A 
Rated Power 100 KW 
Switching frequency (boost converter) 5 KHz 
Capacitance (boost converter) 327 μF 
Inductance (boost converter) 1.43 mH 
DC-link (boost converter) 450 V 
Output voltage (inverter) 1350 V 






















FIGURE. 12. PV integration with the diamond shaped MLI. 
system including the voltage, current and power are shown 
in Fig. 13(a), Fig. 13(b), and Fig 13(c). respectively. It can 
be observed from Fig. 14(a) that even after changing the 
irradiance the DC-link voltage has remained stable because 
of MPPT and the boost converter. It should be noted that 
since the 1st mode of diamond shaped MLI incorporates only 
one DC source, a single boost converter is enough to stabilize 
the voltage. However, MLIs having more than one DC 
source would require multiple converters or voltage-oriented 
controllers [30]. In Fig. 14(b) the seven level output voltage 
(1350 V) of the proposed MLI is shown where no distortions 
can be observed during the change of irradiance at 0.3 sec. It 
also indicates accurate performance of the MLI. 
Furthermore, the capacitor voltage is shown in Fig. 14 (c). 
The maximum voltage drop of only 15 V (1.11 %) can be 
observed during the change of irradiance at 0.3 sec. 
Nevertheless, this voltage drop is less than 5% (<67.5 V) of 
the total output voltage of the inverter. Thus, the voltage drop 
across the capacitor followed the National Electrical Code 
Standard (NEC 210-19 FPN No.4). 
V. EXPERIMENTAL RESULTS AND DISCUSSION 
The outputs and performance of the proposed MLI are further 
validated by building a hardware prototype using 
TMS320F28335 digital signal processor (DSP). Three types 
of performance variations are carried out for both operating 
modes. The variations are: (i) the modulation index, (ii) the 
switching frequency and (iii) the loads or power factor (pf). 
The hardware prototype of the proposed diamond shaped 
MLI is shown in Fig. 15.  
Fig. 16 illustrates the output voltage (VAB) for 2nd modes of 
operation under variation of modulation index. This 
transitional performance analysis was achieved by integrating 
the diamond shaped MLI with a single-phase induction motor 
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(a) (b) (c) 
FIGURE. 13. Simulation results of PV module: (a) output voltage, (b) output current, (c) rated power. 
   
(a) (b) (c) 
FIGURE. 14. Simulation results of PV integrated diamond MLI: (a) DC-link voltage, (b) output voltage, (c) capacitor voltage. 
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FIGURE. 15. Hardware prototype of the diamond shaped MLI. 
while operating at 2nd mode. The speed of the motor is 
regulated by implementing v/f control as proposed in [24]. By 
changing the reference synchronous speed of the motor, the 
output voltage of the inverter is observed. The motor is 
operated at three different speeds; 1500 rpm, 1200 rpm (at 0.4 
sec) and 750 rpm (at 0.8 sec). Thus, the modulation index 
were changed from m = 1 to m = 0.8 at 0.4 sec while m = 0.8 
to m = 0.5 at 0.8 sec. In these transitions, the output voltage 
of the proposed MLI changed from 350 V  300 V  250 V 
while at the same time the output voltage levels changed from 
151311. It can be observed that the proposed MLI 
performed well in all three transitions without any error. In 
this case study, the power factor (pf) was considered to be 1 
and the switching frequency was 2.5 kHz.  
Fig. 17(a) and Fig. 17(b) illustrate the output voltage for 1st 
and 2nd modes of operation respectively where the switching 
frequency increases to fsw = 5 kHz. At both cases, the pf = 1 
and the modulation index is m = 1. For the 1st mode, the MLI 
has generated the usual 7-level voltage output (300 V) with 
the output current of 3.1 A whereas, in the 2nd mode it 
synthesized 15-level voltage output (350 V) with the output 
current of 3.6 A. These results suggest that the proposed MLI 
can operate at higher switching frequency accurately. 
Fig. 18(a) and Fig. 18(b) illustrate the output voltage for 1st 
and 2nd modes of operation respectively where the single-
phase resistive load is changed to 257Ω-0.53H and as well as 
the power factor to pf = 0.8. The modulation index and the 
switching frequency were set to m = 1 and fsw = 2.5 kHz 
respectively for both modes of operation. For both modes of 
operation, it can be observed that the voltage level remained 
the same, but the current is decreased. In the 1st mode, the 
current decreased from 3.1A to 1.0A whereas, in the 2nd 
mode, the current decreased from 3.6A to 1.7A. However, in 
both cases no external distortions, noise or voltage instability 
can be observed. This indicates that the proposed MLI is 
operating without any issues when the power factor is altered. 
Finally, in Fig. 19 the capacitor voltages during the 1st mode 
of operation are illustrated. The voltage of 1st capacitor VC1 is 
depicted by yellow color whereas, the voltage of 2nd capacitor 
VC2 is depicted by green color. It can be concluded that both 
capacitor voltages are stable at 100 V with a low voltage 
ripple of 3.18%. 
VI. CONCLUSION 
The objective of the paper was to introduce a novel diamond 
shaped multilevel inverter. The proposed MLI topology can 
be employed in both switched capacitor units and DC voltage 
sources having dual-mode characteristics. The major 
contribution of this manuscript can be realized from the 
comparative analysis done between the proposed MLI and 
other recently developed MLIs. The detailed analysis has 
showcased the advantages of the proposed MLI topology. 
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FIGURE. 16. Transient performance analysis of diamond shaped MLI under variable modulation index. 
 
  
(a)                                               (b) 





FIGURE. 18. Experimental results of output voltage (yellow) and current (green) at pf = 0.8: (a) 1st mode, (b) 2nd mode. 
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FIGURE. 19. Experimental results of capacitor voltages for 1st mode. 
Some noteworthy advantages are: it reduced the voltage 
stress on the switches due to the absence of a backend H-
bridge circuit, it can generate higher voltage level utilizing 
reduced switch count, and it can be extended using two types 
of arrangements depending on the application requirements. 
These features made the proposed topology more efficient 
and economical as compared to the other MLIs.  
The advantages of the diamond shaped MLI compared to 
other MLIs having similar attributes are also highlighted in 
terms of renewable energy applications. It was also identified 
that the 2nd mode of operation has some applications based 
limitations due to utilizing different magnitude of DC 
sources. This limitation has made this topology an interesting 
candidate for future analysis and improvements.  
The simulation results were verified by developing an 
experimental prototype of the proposed MLI and testing it 
under dynamic load variation, different modulation indices 
and different switching frequencies without changing any 
functionalities regarding its power components. The results 
were highly satisfactory and hence, it can be concluded that 
the proposed module can be a leading candidate for a power 
electronic device in various industrial applications. 
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